

Fig. 1a






Fig. 1b



200

Fig. 2




Fig. 3





Fig. 4







Fig. 5b




Fig. 6




Fig. 7




Fig.8




Fig. 9




Fig. 10





Fig. 11

Fig. 12a






Fig. 12b




Fig. 13a





Fig. 13b




Fig. 14

Fig. 15





Fig. 16






Fig. 17




Fig. 18

LINK INPUT 1901

1900

LINK INPUT
1901

Data Sync
1903

1905

Output Register,
Bypass Buffer

RISING 1911

1907

QCLK

1905

RISOUTQ

D Q

LINK OUTPUT

1919

OUTPUT MUX

FALLOUTQ

D Q

FALLING 1913

1909

D Q

1917

SWALLOW

1916

ROUTING
DECISION
LOGIC

1915

INPUT FIFO FULL

1912

Fig. 19a




Fig. 19b




Fig. 20

2000 →




Fig. 21




Fig. 22